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A general approach for extending the useful operating
frequencies of linear active networks is the Composite
Operational Amplifier. The Composite Operational Amplifier
is generated by replacing single operational amplifiers
with a network of N operational amplifiers (CNOA). This
novel approach is extended to the integrated circu
Three, 2 operational amplifier (C20A), composite forms are
integrated on to a single chip. Additionally, the resistor
network of the composite is constructed to be digitally
programmable making the composite operational amplifiers
capable of different Q factors. The chip is constructed
with 200 transistors, four capacitors, and 10 resistors as
major components. The overall- size of the chip is 136 by
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I. INTRODUCTION
A. OPERATIONAL AMPLIFIERS
The Operational Amplifier (op-amp) is the most widely
used analog integrated circuit. Prior to the development
of integrated circuits, the op-amp was tolerable at best.
With the increased dependence on integrated components in
analog circuits, the op -amp has come to a Level of
importance unknown to a single component in past electrical
history. With the growth of importance has also come the
need for improved performance op-amps. Speed and accuracy
are todays benchmarks. High speed analog- to-digi tal and
digital-to-analog converters and high speed switched
capacitor networks are at the forefront of technology.
Speed (slew rate) and accuracy (input offset voltage),
as will be discussed below, are rarely achieved in a single
op-amp design. Manufacturer's "high" accuracy CMOS and
Bipolar op-amps (offset voltages on the order of 3 to 5 m V
)
are not sufficiently accurate for todays demanding
applications. Bipolar op- amps with accuracies in the 100
microvolts range are available but have limiting slew rates
(on the order of 10 Volts/usec or less.) It was, until
recently, nearly impossible to obtain a single op-amp that
is both accurate and fast. Recent research has shown that,
through a new design approach, high speed and accurate
10
op-amps can be achieved. This technique is referred to as
Composite Operational Amplifiers.
The general design procedure for Composite Operational
Amplifiers is to combine N basic op-amps (e.g., LM741 or
LF356) into a composite structure [Ref. 1]. The resulting
op- amps were originally designed to meet or enhance several
practical aspects of op-amp behavior. Among these aspects
were stability, dynamic range, extended bandwidth (BW),
supply voltage variations, gain bandwidth product CGBWP),
and sensitivity. The composite op-amp technique will be
discussed in detail (Chapter III) after the basic op-amp
parameters and functionality are set forth below.
MOSFET analog operational amplifiers are a relatively
new concept to the analog world previously dominated by the
bipolar transistor operational amplifier. Bipolar design
has been favored over MOS design in linear applications due
to better transistor matching and higher transconductance
(gm) at similar operating levels [Ref. 2]. Today, many
linear/digital systems are combined in MOS technology due
to the advent of sampled data techniques. A brief
comparison between bipolar and MOS technology will be
covered in Chapter III.
It is essential that basic op-amp concepts be fully
understood in order to understand and appreciate the
benefits derived from the composite op-amp design.
Chapter III will discuss the detailed background and
11
theoretical aspects of the C20As, composites with two
internal op-amps. Equations will be developed to show the
transfer characteristics of the C20As. A historical
background will also be presented on the development of
CNOAs.
Chapter IV will develop the idea of placing C 2 A s on a
single integrated circuit. The bulk of the work done in
this research will be described in Chapter IV. Actual CMOS
op- amps will be examined through simulation and
experimentation. These same op-amp designs will be placed
on a single integrated chip using a chip designed at
Ferranti Interdesign, Inc. called the Monochip. The
resulting design will be sent to Ferranti Interdesign for
digitization, further simulation and manufacture.
Chapter V will discuss the conclusions derived from the
above experimentation and simulation. Extensions and
improvements as well as areas for further research will
also be put forth.
B. INPUT OFFSET VOLTAGE
An ideal op-amp that has both inputs connected to
ground should create and output voltage ( Vo ) equal to zero
(Figure 1.1). However, actual op-amps do not behave in
this manner but rather exhibit a small DC voltage called
the output offset voltage (
V
o ) . This voltage represents
an error voltage and is undesirable in applications
12
Figure 1. 1 Offset Voltage
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requiring high accuracy. The voltage required at the
inputs in order to force the output to zero is referred to
as the input offset voltage (
V
f f ) . The value of this
voltage in most common operational amplifier is on the
order of several millivolts.
Voo is caused by a mismatching between the two op-amp
input terminals. This mismatching, in bipolar op- amps, is
caused by the transistor pairs in the input differential
stage having different gains and internal resistances.
These differences result in a non-zero differential first
stage output voltage. This voltage is then amplified and
even further corrupted by subsequent stages. Even in
todays CMOS technology, where component design and
tolerances is extremely high, component parameters still
deviate about some statistical mean. As technology
improves, input offset voltages decrease but are still a
factor that needs consideration when using op-amps.
To reduce Voo to zero an appropriate polarity and
magnitude V f f must be applied to the op-amp.
Unfortunately this voltage varies from op-amp to op-amp,
even in the same type and lot. The correction must be
applied from a compensating circuit capable of applying the
correct voltage to null or balance the op-amp (Figure 1.2).
This nulling network has limitations in .that the offset




Figure 1.2 Offset Free Op-Amp
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In a closed-loop configuration, the offset voltage will
be multiplied by the gain of the circuit potentially
creating a sizable error in the output signal. Because all
op-amps have a limited dynamic range (slightly less than
the supply voltages), an offset could severely limit the
dynamic range of the input signal the op-amp could handle
without the output being corrupted. Every op-amp will have
an input offset voltage. Its acceptability depends on the
application and accuracy desired.
C. SLEW RATE LIMITATIONS
Slew rate occurs in a non-small signal situation where
the output signal is corrupted. This phenomenon is shown
in Figure 1.3. The figure shows the difference in the
slope of the input and output signals. Slew rate defines
how rapidly the output voltage of an operational amplifier
can change with respect to an instantaneous input voltage
change. In mathematical terms, it is the maximum rate of





Slew rate is a problem associated with large signal
inputs; that is signals with amplitudes comparable to the
power supply voltages. Slew rate is generally measured in
16
Figure 1.3 Illustration of Slew Rate Limiting
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volts per microsecond. If an op-amp is specified to have a
1 volt per microsecond slew rate, it can be translated to
mean that the output will change no faster than 1 volt
every microsecond. In actuality, slew rate is not a
constant in a given op-amp. It has been shown that slew
rate is affected by the closed-loop gain, the DC supply
voltages, and temperature. An increase in either closed-
loop gain or DC supply voltage causes an increase in slew
rate. An increase in temperature produces a decrease in
slew rate [Ref. 3].
If in the circuit illustrated in Figure 1.4 an
instantaneous step input voltage is applied, the output
cannot respond instantaneously and is initially zero. This
happens because the input stage (or input differential
stage) transistors cannot handle the input voltage
instantaneously and the internal capacitances will not be
charged instantaneously. If the signal applied to the
circuit of Figure 1.4 is a high frequency sinusoid then
V. = V = V sin wtin out p (1.2)










Figure 1.4 Voltage Follower for Slew Rate determination
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The maximum change is when the COS term equals unity. Thus
dV






where f is the input frequency in hertz and V P is the peak
voltage of the input sine wave. This equation implies that
the slew rate determines the maximum frequency for a
distortion free output. If the peak voltage is set equal
to the maximum voltage specified for the op-amp then the
resulting frequency is denoted as the Full Power Bandwidth.
This is the bandwidth over which linear operation is
assured.
Slew rate limiting and the means to improve it in CMOS
op-amps will be discussed in detail in Chapter II. It will
be shown that MOSFET operational amplifiers inherently have
better slew rates than their bipolar counterparts.
D. FREQUENCY DEPENDENT GAIN AND GBWP
A parameter of much concern when making use of
operational amplifiers is the finite op-amp frequency
dependent gain, A. Figure 1.5 shows a typical frequency
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Figure 1.5 Typical Bipolar Operational Amplifier
Frequency Response
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Note the 3 dB frequency fL (Hz), the unity gain frequency
fi (Hz), and the uniform 20 dB per decade (6 dB per octave)
roll-off caused by the internal compensating capacitor
pole. Also of concern is the op-amp gain bandwidth
product or GBWP. GBWP for a given op-amp is considered a
constant. Equations defining frequency dependent gain and
GBWP will be developed for CMOS op-amps in Chapter II.
Bipolar op-amps have a GBWP of 10 s to 10 7 hertz while a
typical CMOS op amp has a GBWr of 10 3 to 10 7 hertz.
dependency of an op- amp circuit's response to A and GBWP is
of critical importance if an evaluation or comparison
between op-amps is to have meaning.
E. CONCLUSIONS
The basic concepts of input offset voltage, slew rate
limiting, frequency dependence, and GBWP have been
discussed in general. In the next chapter, these factors
will be looked at in detail as they apply to CMOS
operational amplifiers. Chapter II will also show that an
operational amplifier that is both fast (high slew rate)
and accurate (low offset voltage) is impossible to obtain
in a single op-amp. Chapter III will show how composit s
overcome the limitations of single operational amplifiers.
II. CMOS OPERATIONAL AMPLIFIERS
A. CMOS VERSUS BIPOLAR TRANSISTORS
The schematic representations of bipolar and MOSFET
transistors are shown in Figure 2.1. For DC biasing there
exists a direct correlation between the bipolar emitter,
base, and collector and the MOSFET source, gate, and drain.
This biasing relation is visualized in Figure 2.2. A
significant difference is at the base/gate node of the
respective transistors. A bipolar transistor is current
controlled by It> whereas the MOSFET is voltage controlled
by Vg s . In both types of transistors, transconductance
( gm ) is a parameter of interest. Therefore, Vbe and Vg s
are the controlling functions for their respective
transistors. The output current and transconductance
equations for the bipolar transistor are respectively
I = I {e.xp[qVBE /(nKT)] -1} (2a)
g„ = I q/(nKT) (2.2)m c
The equations for the MOSFET transistor are respectively





























Figure 2.1 Schematic Symbols for Bipolar and
Corresponding MOS Transistors
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Figure 2.2 DC Output Characteristic Comparisons for




It is important to note that Ic in the bipolar is an
exponential function of Vbe but Ids is a square function of
Vgs. [Ref. 2]
Unlike the bipolar transistor which, regardless of the
transistors size, has a typical gm equal to 40,000 micromho
at 1mA of operating current, the gm of a MOSFET is directly-
proportional to the square root of the ratio of its channel
width to length. Therefore K in Equation 2.3 must be
calculated from given process parameters (surface mobility
and gate oxide capacitance/unit area) [Ref. 2].
The MOS and bipolar transistors have other pertinent
comparisons. The turn-on threshold voltage ( Vt ) of a
MOSFET can be compared to Vbe of the bipolar. Typical
values are 1 volt for the MOSFET threshold voltage and 0.6
volts for the bipolar Vbe. The operating regions of the
MOSFET and the bipolar transistor are reversed as in Figure
2.3. The linear region for the bipolar transistor, where
it is used as a linear amplifier, is where Ic is
essentially constant for a given Vbc. The linear region
for a MOSFET is where Vds is very small and the device acts
as a voltage controlled variable resistor. The MOSFET is
used as a linear amplifier when its operated in its
26
Figure 2.3 Operating Regions for Bipolar and MOS
Trans is tors
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saturated region. Finally, the switching speed of the
bipolar is severely degraded if Vce drops into the
saturation region. The MOSFET, being a unipolar device,
simply looks resistive if Vds drops to zero volts and loses
very little switching speed. [Ref. 2]
B. INPUT OFFSET VOLTAGE
Input offset voltage was discussed and defined in
Chapter I. The major factors that affect the input offset
voltage of a CMOS op- amp are the width to length ratio
(W/L) of the input stage transistors, differences in
individual transistor threshold voltages, and the W/L of
the current mirror (Figure 2.4) in the first stage. The
W/L ratio of the input differential pair transistors and
the current mirror transistors of Figure 2.4 contribute to
what is called systematic offset while the differences in
the ideally symmetric transistors due to fabrication is
called random offset. Each of the factors will be
individually discussed below.
The effect of the width to length (W/L) ratio of the
input stage transistors is minimized as the W/L of the
transistors is increased. Increasing the width reduces
mismatch caused by diffusion irregularities at the two
sides of the channel of the transistors. Increasing L
reduces the mismatch due to diffusion irregularities in the




























Figure 2.4 Basic CMOS Operational Amplifier
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Due to local diffusion variations, there will be
differences in the threshold voltages of the individual
transistors. This will contribute directly to mismatching
between the input stage transistors and input offset
voltage. If the transistors are "quaded" or paralleled as
in Figure 2.5, the affect of diffusion variations and thus
threshold voltages will be canceled.
In a properly designed CMOS operational amplifier only
the transistors in the first stage contribute to Voff.
This includes the input differential pair transistors and
the active current mirror load. The input differential
pair transistors contribute directly to Voff. This means
that a mismatch in these transistors of lmV appears as a
lmv amplifier offset. The active current mirror loads
contribute to total offset according to Equation 2.5.
V
off (
o- /a- ) VVo
mi /omr off-load (2.5)
Where gm i is the t ransconductance of the differential pair
transistors, gm l is the transconductance of the current
mirror transistors, and Voff-ioad is the offset voltage of
the current mirror load [Ref. 2].
The operational amplifier layouts used in this analysis
use equal numbers of complimentary transistors for the
differential pair and the current mirror load. Therefore,































Figure 2.5 Quaded Transistors Current Mirror
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to the amplifier offset. That is, a lmV mismatch between
the current mirror transistors contributes lmV to Vo t t .
[Ref. 2]
The effect of systematic offset can be illustrated
using the two-stage op-amp in Figure 2.6. The differential
stage is composed of Ql through Q5 while the single ended
gain stage is Q6 and Q7. If there is no systematic offset,
then grounding the input terminals will yield a zero output
voltage. If the output terminal is now grounded the output
current, lout , must equal zero. This leads to Is and Ii
equal to zero.
Assuming that the transistors have symmetric geometry,
then (W/L) 1, (W/L) 2 , (W/L)ai and (W/L) 4 are equal. This
implies that the currents and voltages will also be
symmetric. Thus,
V
DS3 VDS4 and VGS3 VGS6
(2.6,2.7)



























Figure 2.6 Two-stage CMOS Op-amp
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as required. If this is not the case, and lout does not
equal zero, a systematic offset exists. [Ref. 4]
Let Vg s 6 ' denote the value of Vgs6 necessary to make 16
equal to I? . The input offset voltage is
V




where Ad is the voltage gain of the input stage. Assuming
that all devices are in saturation and neglecting
modulation effects, the voltages of Q3 and Q4 can be
expressed as







V?p is the threshold voltage of Q3 and Q4 and kp is the
constant t ransconduct ance factor for PMOS devices. The
vol tage for Q6 is
,







6 = Vg s 3 and 16 = 17 into Equation 2.12





From Equation 2.11 and 2.13 the condition,
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(W/L)g I /2 (2.14)
(W/L)
6 7
is necessary for zero offset. Looking at Q5 and Q7 , since























If Equation 2.16 is satisfied then the currents 16 and
I7 are equal and V u t equal to zero is possible. If the
gate to source voltages are not compatible and the output
terminal is open-circuited, then V u t is non-zero. The
drain voltages of Q6 and Q7 will compensate for the
incompatibilities in the gate voltages. This may result in
the transistors operating out of saturation. This will
represent a major systematic offset and can significantly
reduce the gain and bandwidth of'the op-amp.
Typical values for CMOS operational amplifier input
offset voltages are 5-15 mV. Chapter IV will list the
values found in the CMOS op-amps used in this study. It
will also be shown that the composite op-amp will yield an
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overall input offset voltage approximately equal to the
offset voltage of the op-amp placed in the Al or input
position (Figure 2.7)..
C. SLEW RATE LIMITATIONS
Slew rate is a large signal phenomenon as discussed in
Chapter I. For a large input step voltage, some of the
transistors in the op-amp may be driven out of their
saturation (linear) region or completely cut off. As a
result the output is not capable of following the input at
the same rate. This slewing is not directly related to the
frequency response. Typical values for CMOS op-amp slew
rates are 1 to 20 volts per microsecond. The slew rate is
dependent on the bias current and the compensation
capacitor .
Figure 2.8 is used as the large signal model in
evaluating slew rate. Before the input step voltage is
applied the currents in Ql and Q2 are both equal (Io/2).
After the arrival of the large step, Ql conducts more
current and cuts off Q2. Thus the current in Ql and Q3 is
equal to Io . Because Q3 and Q4 form a current mirror, the
current in Q4 is also Io . Assuming the output stage, A2

















Figure 2.7 Composite Operational Amplifier Showing




Figure 2.8 Large Signal Model for Calculating Slew Rate
of CMOS Op-amp
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where Q c is the charge in C c . Cc in turn is
C = g . /oj
c °mi o (2.18)
where co is the unity-gain frequency and
'mi
= 2 _2 K , W
2 L
(2.19)
Combining Equations 2.18 and 2.19 with 2.17 yields
I oo
qd Q Q _ ,,,SR = - co
&mi
2K 1 W/L (2.20)
It can be easily seen from Equation 2.20 that the slew
rate of a CMOS op-amp can be increased by increasing the
unity-gain bandwidth of the input stagefRef. 4]. This
method is used in most high slew rate circuits. The
frequency characteristics of the transistors in the
integrated circuit limit the maximum unity-gain bandwidth.
The other method to increase slew rate is to decrease the
ratio of the first stage transconductance ( gm ) to bias
current. This is achieved by using MOSFET transistors with
low gm inherent in a CMOS op-amp. This explains the slew
rate improvement in CMOS op-amps over their bipolar
counterparts. The limitation to this method is increased
offset voltage inherent in the MOSFET circuit. MOSFETs are
known to have higher input offset voltages than do bipolar
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transistors, by at least a factor of 3 and often much more
[Ref. 5].
In bipolar op-amps a method used to decrease the gm to
operating current ratio is by including emitter-
degeneration resistors in the input differential amplifier.
Again the penalty is paid in an increased offset voltage
and drift if the resistors do not match extremely well.
Other methods used to increase slew rate have been
successful but as before there is a corresponding inci
in offset voltage [Ref. 5 ] .
D. FREQUENCY DEPENDENT GAIN AND GBWP
Figure 2.9 shows the DC gain, Ao, the uniform 20 dB per
decade roll-off, and the poles and zeros of a typical CMOS
op-amp frequency response. Sp i is the frequency of the
first pole in the associated gain or transfer function. It
is affected primarily by the internal compensating
capacitor of the op- am p. Sp2 is the second pole frequency
of thee transfer function and is a result of the
compensation capacitor and the internal parasitic
capacitances. Sz i is the zero of the transfer function and
has its roots in the t ransconduc t ances of the output stage
transistors. The work done in this thesis assumes that all
of the op-amps being studied will be stable and show this
type of frequency response. The gain equation, if the op-




Figure 2.9 Typical Frequency Response of the CMOS Op-amp
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A(s) =
1 ? (s/spl )
(2.21)
Where Ao is the DC gain value and Spi is measured in
radians per second. For frequencies much greater than SPI,
this expression becomes
A s _
A(s) = -2-£i (2.22)
Thus the Gain Bandwidth Product (GBWP), w i , of the op-amp
is given by
w. = A s ,
l o pi (2.23)
which is generally considered as a constant and is used as










Both Ao and fi ( U) i , expressed in hertz) are
temperature and power supply dependent. As stated in
Chapter I, typical values for the GBWP of a CMOS op-amp are
10 3 to 10 7 .
E. CONCLUSIONS
This chapter elaborated on the points made in Chapter I
as they apply to CMOS operational amplifiers. There are
many similarities between bipolar and MOSFET op -amps.
However, the differences are of significance. The Low
t ransconductance of the MOS transistor affects both the
slew rate (improving it) and the offset voltage (degrading
it). Through various techniques these differences are
minimized. For purposes of this study the differences are
considered negligible. The CMOS op-amp will be tested and
used in the same manner as it bipolar counterpart.
Additionally, several methods to increase slew rate
were put forth. The increase in slew rate in all cases had
a corresponding increase in offset voltage. The composite
operational amplifier discussed in Chapter III will show
means of achieving both high slew rate and low offset in a
"single" op-amp.
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III. COMPOSITE OPERATIONAL AMPLIFIERS
A. GENERATION OF CNOA'S
Composite Operational Amplifiers were developed by S.N.
Michael and W.B. Mikhael in 1980. Investigations into
their behavior has been discussed in the literature [ Re f s
.
1,6-9]. The initial studies were trying to develop a
technique of increasing useful bandwidth (BW) of ci rcui
using operational amplifiers. Active compensation was
examined and applied to the design of active filter
networks. The resulting composite devices have three
external terminals that resemble those of a standard op-
amp .
A complete study was made using basic operational
amplifiers in numerous configurations to determine which
configurations would yield amplifiers with both amplitude
and phase compensation. Nul lat or-nora t or pairing was used
to yield 136 possible circuit networks. These networks
were then further examined according to the following
criteria:
1. Let Aa ( s ) and At>(s) be the non-inverting and
inverting open loop gains of each of the 136 C20A's
examined. The denominator polynomial coefficients
of Aa ( s ) and At> ( s ) should have no change in sign.
This satisfies the necessary (but not sufficient)
conditions for stability. Also, none of the
numerator or denominator coefficients of Aa ( s ) and
Ab(s) should be realized through differences. This
eliminates the need for single op-amps of matched
44
GBWPs and results in low sensitivity of the C20A
with respect to its components.
2. The external three terminal performance of the
C20As should resemble, as close as possible, from
the versatility point of view those of the single
op-amp
.
3. No right half S plane (RHS) zeros due to the single
op-amp pole should be allowed in the closed loop
gains of the C20As (for minimum phase shifts).
4. The resulting input-output relationship Ta ( s ) in
the applications considered should have extended
frequency operation with minimum gain and phase
deviation from the ideal transfer function Ti(s).
The improvement should be enough to justify le
increased number of op-amps.
Only twenty seven of the 136 composite networks were
found to have acceptable performance. From these twenty
seven, four were found to have superior performance over
the other C20As. These structures are shown in Figures 3.1
through 3.4.
The same techniques and basic approach were used for
CNOAs where N > 2 . Figure 3.5 shows the designs yielded
for N = 3. In all cases the performance was improved as
the number of active elements was increased. For this
study only C20As will be used although the designs
generated here can be expanded to include CNOAs where N>2.
It was shown in Ref . 1 that the open-loop gain input-
output relationships are given by those shown in Figure
3.6. The transfer functions, 3 dB frequency equations, and
Q equations for C20As are shown in Figure 3.7. These two













































Figure 3.5 C30A Composite Operation Amplifiers
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Figure 3.6 C20A Open-loop Gain Input-Output Relationships
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Figure 3.7 C20A Finite Gain Transfer, 3 dB Point (U) P ),
and Qp Functions
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study of C20As in this thesis. It should be noted that Q
and the 3 dB frequency equations are a function of the
compensation resistor ratio a and the closed loop gain K.
It would be desirable in most applications to select the
suitable a and K that would yield an acceptable amplitude
and phase deviation of the actual transfer function from
the ideal and still satisfy any requisite conditions for
stability. Via the Routh-Hurwi tz stability criterion, the
necessary and sufficient conditions for stability can be
shown to be
:
1 + a <
1+K (3.1)
for C20A-1 and C20A-2 and
1 + a > 1+K (3.2)
for C20A-3 and finally
1 + a > 4(1+K) (3.3)
for C20A-4.
B. INPUT OFFSET VOLTAGE
Input offset voltage, as stated earlier, is a
significant performance factor for an op-amp. It places a
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lower limit on the DC voltage that can be accurately
detected and amplified. No two op-amps can produce in
exactly the same manner, which includes offset voltage.
Because of this, input offset voltage must be treated as a
random variable. This randomness holds for both bipolar
and MOS op-amps.
Because the distribution of the random parameter can
only be generalized with many assumptions, an exact
determination of the offset voltage from the transistor
level is unlikely if not impossible. However, an attempt
to predict the input offset of the composite op-amp based
on the "known" offsets of the internal op- amps was made.
This approach to determining offset was not difficult and
will be covered below for the case of C20A-3.
Using the circuit shown in Figure 3.8, Equation 3.4 and
3.5 may be written as






















Figure 3.8 Circuit for Determining the Input Offset




V = V (1
+ a)
3 2 (Al + a) (3.7)
If V ff2, the voltage required to offset op-amp A2 , is
reflected back to the input, then
( 1 + ct
)
V = V —
3 off2 (Al + a) (3.8)
Since the voltage required to offset op-amp Al is
Voff i , the input offset voltage for the composite, V f f may
be written as
off offl L off2 (Al + a) J (3.9)
where the term (Al + a) can be approximated by Al since Al
is much larger than a.
Using similar techniques, the input offset voltages for
the other composites can be shown to be those listed in
Figure 3.9. In every case, except C20A-1, it is
interesting to note that the portion of offset due to A2 is
divided by the open-loop gain of the Al op-amp. Because
the open-loop gain of Al is many magnitudes larger than the
offset of A2, the total offset can be considered to be that
of Al only. This simplification can be applied to C20A-1



















l + a) ! A1 }
V + ( V ^.. ( 1 + a ) / Al }
offl off2
Figure 3.9 C20A Input Offset Voltages
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The importance of the equations in Figure 3.9 is that a
very accurate composite (low V f f ) can be generated using
an op-amp with with a small input offset voltage in the Al
position. The A2 position op-amps input offset voltage is
for most purposes negligible.
C. SIGNIFICANCE OF COMPOSITE AMPLIFIERS
It was shown in Chapter II that through relatively
simple means the slew rate of a CMOS amplifier can be
improved. But, as in the case of the bipolar op-amp, as
slew rate is improved the offset voltage deteriorates to
unacceptable levels. Studies indicated, since composite
operational amplifiers are tolerant of mismatched
individual op-amp GBWPs, that CNOAs might provide a unique
capability to be designed to meet certain specifications.
This could be achieved by selecting op- amps with different
performance characteristics and by varying a to meet the
desired requirements.
The equations of Figure 3.9 indicate that the use of a
precision op-amp, one with little DC error or offset, in
the Al position of the C20As would provide excellent front-
end characteristics and control the offset voltage of the
composite. Additionally, a high slew rate, fast settling,
and wide bandwidth op-amp in the A2 position, would provide
a fast output stage and, in turn, a fast composite.
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The slew rate and bandwidth limitations of the front-
end, or Al op-amp, will have little effect on the output of
the composite. It can be easily shown that the output of
the Al op-amp, which is an internal node in each of the
C20As, will always be much less than the output voltage
swing. Therefore, no distortion or dynamic range
limitations due to the limited performance of the front-end
should be seen in the output of the composite. The C20A
should show all the output performance characteristics of
the A 2 op- am p.
D. CONCLUSIONS
The concept of composite operational amplifiers and the
general approach to their generation was presented. The
potential for developing high speed, high accuracy,
operational amplifiers that extend the useful operating
frequencies of linear active networks, was discussed. Of
the 136 different C20A combinations achievable through this
technique, four were shown to satisfy the given criteria
and deliver superior performance.
The C20As were analyzed for input offset voltage. It
was exhibited that the input offset of the composite op-amp
will be approximately the same as the: op-amp occupying the
Al pos i t ion
.
While the Al position determines the accuracy or offset
of the composite, similar arguments were developed
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indicating that the op-amp in the A2 position should
determine the speed and bandwidth of the composite. The
fact that the composite tolerates mismatching of the GBWP
of the individual op-amps allows a slow, bandwidth limited
op-amp in the Al position with a fast, generally less
accurate, but large bandwidth op-amp in the A2 position.
The result is a fast and accurate composite operational





The design for this thesis had the following
predetermined specifications. All four of the C20A forms
were to be laid out on the integrated circuit. A range of
internal resistor ratios, a, between 1 and 10 would be
available and selectable by the user.- The number of pins
on the chin would ideally be kept to a minimum. Finally,
the chip would be CMOS because of the low power consumption
and the ability to combine both digital and analog design
on the same chip.
All of the requirements listed above were not achieved
due primarily to routing limitations. The problems and the
trade offs are discussed below. The design parameters were
flexible enough to allow for the final design realization
to incorporate nearly all of them. The final integrated
circuit layout is discussed in Section C.
B. DESIGN PROCEDURES
1 . Monochip Concept
The final design of the programmable C20As was laid
out on Ferranti Interdesign's CMOS Monochip. The Monochip
is a unique process that allows rapid design and
manufacture of custom integrated circuits [Ref. 2]. For
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CMOS analog circuits, there are two sizes of Monochips
available, the MLA and the MLB (Figures 4.1, 4.2). Each
Monochip is predesigned with a set number of given
components. Components include several sizes of NMOS and
PMOS transistors, capacitors, and resistors. The
transistor components used in development of the
programmable C20As are shown in Figure 4.3.
The individual designer must know the number and
kind of elements required for his design to choose the
appropriate Monochip. For this study t h e MLA Monochip was
chosen to meet the component requirements. Once chosen the
designer need only draw the interconnections for the
components to be used. This information is used to
customize the metalization layer to achieve circuit design.
The development costs are a fraction of those found in
fully customized design. Additionally, the development
schedule can be much shorter. The Interdesign company
provides a step-by-step manual, Ref. 2, to develop the
custom chip. Some of the more relevant steps include
circuit design, simulation breadboard ing
, and chip layout.
The design of the Monochip is low risk and straight
forward
.
Some of the advantages associated with choosing the
CMOS Monochip design include virtually zero standby power
consumption, established high reliability, and the






=.. -^.l 3 3S ..,'., -V S BgBagJg^liaBEaB33g33e3EB5EBSgB5g ^-"""-n
.'«^3
i .
Oil]^^lI]^^^^^^^M^^[i^^i^^jWO^ya j-tFjwZ>*>'»£ Jgj^^J^^r^.^-^^i-i; jg^^i-b jrl-Jt **t
5 ' ! " ,' a ,-! . ,;, . Ji'-'--ii".'-"i IJ j. iiJj .i.|uii.^i^ijj....i...ji 1 ui«-vi.ii.iii.ii j :
!^=::£:.::i:h ::!i::^Jr:.H:.:;^i:.:^j.1=:jd:i:=:r:i:^:^:ar::l3-::H::-:dr3: -ii3^s^! ^^^T
I Oil
(
RH [fl Fn^nxmBuimi mamaa m ft] i nfl flf
i a ialMiilliJliiiiii^llffiafirail
Figure 4.1 Ferranti Interdesign Monochip - MLA
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Figure 4.3 CMOS Transistor Sizes Used in C20A
Construction
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2 . C ircui t Pes ign
Ferranti Interdesign has several CMOS dual inline
package [DIP] integrated circuit op-amps available for
breadboarding different design ideas. Each op-amp was
tested to derive basic properties such as slew rate and
offset voltage. In order to have a basis of comparison,
one of the available designs was chosen to use as the basic
op-amp in the C20As. The design selected, CMOS type PI, is
shown in Figure 4.4, while the experimental and s- i mu 1 1
1
parameter s of this op-amp are discussed in more detail
be low.
Once an op-amp design was chosen a basic circuit
schematic was developed. The initial design had all four
C20As and a selectable (variable a) group of resistors.
This design was partially breadboarded and simulated but
then found to be improbable when brought to the layout
stage due to routing limitations. The circuit was then
redesigned based on the knowledge of component location on
the MLA Monochip and routing requirements. As a result,
the schematics shown in Figures 4.5 and 4.6 were then
chosen to be implemented and their performance was
experimentally tested and simulated. These schematics show
only three of the four C20A composite forms. The fourth
composite, C20A-2, was not realized because of routing and
component location limitations as discussed below. It
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Figure 4 . 6 C20A-3.4 Schematic Used for Integrated Circuit
Layout
69
indicate the number of paralleled transistors in each of
the indicated transistor positions.
The circuit was made programmable by the switchable
network of resistors shown in the schematic. The user can
select any or all of the resistors to vary the resistance
ratio a. Varying" a, as was shown in chapter III, has the
direct effect of varying Q. Thus the user can vary Q by
either opening or shorting the switches on each resistor.
A representative illustration of the effect on th
frequency response of C20A-1 by varying a is shown in
Figure 4.7.
The switches used in the selectable resistor-
network required additional consideration. Initially the
switches were simple NMOS transistors. Because of signal
voltage swings, an NMOS switch is unacceptable. As the
signal voltage changes, the gate-to-source, Vg s , voltage
changes. Depending on the magnitude of the signal voltage
and the composite configuration, Vg s could go below the
threshold voltage of the NMOS transistor causing it to turn
off. A transmission gate was used to avoid this situation
as shown in the schematics of Figures 4.5 and 4.6.
In addition to the type of switch used, the
impedance of the switch when used to short circuit its
respective resistor must be considered. Simulation showed
a variation in the resistance as a function of drain-to-
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Figure 4.8 Resistance of 3x Switch When "ON" as a
Function of Vds
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applications the internal node voltages of the composites
are small and vary about zero volts. In this situation the
impedance of the switch varied little and was approximately
1 . 2K ohms. However, the impedance across the
transistors/switch must be considered if the signal voltage
drop across it is large (greater than 1 volt - most
commonly seen in the voltage follower configuration). The
impedance of the "on" switch can vary by as much as 800
ohms. ['his will correspond to a changing a and In turn u.
The worst case would be a ten percent variance in Q about
the desired value. This study accepted this limitation
given that in most op-amp configurations with a gain
greater than five, the difference in Q is less than one
percent
.
The circuit design phase included all of the other
phases as trade offs and design changes were made. The
final design was a collaboration of routing limitations,
component placement limitations, and simulation results.
3 . S imul at ion
The circuit diagrams discussed above and a single
CMOS type Pi op-amp were simulated using the Berkeley SPICE
version 2G. The listings used for the three C20As are in
the Appendix. The simulated frequency response and
transient response were used to determine the expected slew
rate, 3 dB point, and the gain bandwidth product for the
final integrated circuit design. Frequency response
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curves, used in determining the 3 dB point and GBWP, for an
inverting finite gain maximally flat configuration are
shown in Figures 4.9 through 4.12. The transient response,
used to simulate and determine the slew rate, for the
composites and a single type PI op-amp are shown in Figures
4.13 through 4.16. Because of stability requirements, the
C20A-1 composite could not be used in the standard voltage
follower form for slew rate simulation. It was simulated
using a low gain, K-5, inverting configuration.
The equations shown in Figures 3.6 and 3.7 were
used to calculate the theoretical offset voltage, 3 dB
point, and GBWP. The calculated figures are compared in
Figure 4.17 with those found in the SPICE simulation runs.
In addition, Figure 4.18 shows a typical increase in
bandwidth of the composite over the single operational
ampl i f ier
.
4 . B readboarding
Prefabricated chips with the standard components
available to the designer are used to breadboard the
circuit design. Actual performance measurements can then
be taken and the circuit adjusted to obtain peak
performance. Some common circuit components are also
available in prefabricated form. These include several
operational amplifiers, digital gates, and switches. These
components can also be put into the breadboard circuit.





Figure 4.9 SPICE Frequency Response for CMOS Type PI Op-
Amp
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Figure 4.10 SPICE Frequency Response for C20A-1 Op-Amp
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Figure 4.15 SPICE Transient Response for C20A-3 Op-Amp
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Figure 4.18 One CMOS Op-Amp versus C20A-1 Op-Amp Finite
Gain (K=50), Maximally Flat (Q=.7071) Frequency Response
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achieved, the circuit diagram used for layout was
developed
.
As previously mentioned, CMOS op-amps were obtained
from Ferranti Interdesign, Inc. The op-amps (Figure 4.4)
were wired into the four different C20A forms and then
tested using the circuit shown in Figure 4.19. Slew rates
and GBWP were measured using the same equipment for each
composite form. The equipment used included an
oscilloscope (HP 1220A), a dual power supply (HP 623'1A , a
signal generator (WAVETEK Model 14 2), and a digital
multimeter (TEKTRONIX DM501).
The results from experimentation which include slew
rate, GBWP, and offset are listed in Figure 4.20. It must
be noted that the transistors in the type PI op-amp
available for b readboarding are the small array transistors
on the MLA chip (Figure 4.3). The transistors used in the
actual construction of the final product will be of the
medium and large analog types (Figure 4.3). This should
allow for better performance in the manufactured chip than
that achieved in the experimentation shown above. Indeed,
simulation shows that performance is noticeably improved
using the larger transistors.
5 . Layout of Chip
Chip layout is accomplished by using an enlarged
photocopy (on mylar) of the actual chip. The designer then
uses non-graphite marking pencils to draw the
85
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Figure 4.20 Experimentally Determined and Calculated
Results for Type PI, C20A-1, C20A-3, and C20A-4
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interconnections between circuit components. To ease this
potentially tedious job, predrawn overlays are available
for the common circuit components found in the
breadboarding stage of design. Once all circuit components
are interconnected, the layout is sent to Interdesign for
digitization, simulation, and, finally, fabrication.
The mylar layout sheet has predrawn grid markings
that allow for appropriate spacing of metal lines (12
microns). As is typical of integrated circuit design,
interconnect lines must avoid running over other components
on the chip. In custom VLSI design, this can be
accomplished relatively easily because all components are
movable and not already laid in silicon. The Monochip
allows for changes in the metal routing only. This
restriction caused several changes in the ultimate design.
Only two, C20A-1 and C20A-3, composite forms were generated
for layout. Of the two, one, C20A-3, was made user-
switchable to obtain a third form namely C20A-4. The
similarities between C20A-3 and C20A-4 can be readily seen
in Figures 3.3 and 3.4. The above constraints were taken
back through the breadboard and simulation stages to
achieve the results listed in this chapter. The final
design and layout sent to be manufactured will be discussed
in sect ion 6
.
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6 . Final Layout
The final layout (Figure 4.21) included 200
transistors, 4 capacitors, and 10 resistors. It included
connections between four type PI op-amps in the three
available composite forms C20A-1, C20A-3, and C20A-4. Each
internal op-amp was allowed a separate bias pin to al low
the user to "tweak" the DC bias current on the individual
op-amps thereby effecting the open loop gain and slew rate
of the op- am p. Each composite op -amp has a user selectable
a range between 1 and 12. The a, or internal resistor
ratio, is selectable by four control lines to each
composites resistor network (Figures 4.6, 4.7).
The composites appear to the user as a normal
operational amplifier in that they exhibit the three normal
op-amp terminals: an inverting terminal, a non-inverting
terminal, and an output terminal. The resultant chip will
be packaged in a 24 pin dual inline package.
C. CONCLUSIONS
The implementation of a semi-custom integrated circuit
requires several steps all of which are heavily
interrelated. The payoffs to using semi-custom are fast
manufacture and delivery time. The most significant trade-
off is the inability of the chip to support complex circuit
routing. The routing capabilities are extremely limiting
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Figure 4.21 Final layout of Programmable CMOS Composite
Operational Amplifier
90
close proximity. The final layout is a conglomeration of
all the design steps with many reiterations due to the
associated trade-offs and limitations. The semi-custome
chip meets all specifications save one. Due to the routing




The objective of this thesis was to layout programmable
composite operational amplifiers on a single integrated
circuit. The concept and use of composites is well
documented but heretofore never integrated on to a single
chip .
The basic operational amplifier parameters of input
offset voltage, slew rate limiting", frequency dependent
gain, and GBWP were discussed in Chapter I. It was shown
that a single operational amplifier that is both fast and
accurate is impossible to obtain. This limitation is
overcome and the available bandwidth extended by composite
operational amplifiers.
Chapter II elaborated on the basic op-amp parameters as
they apply to CMOS operational amplifiers. The low
transconductance of MOS transistors effects both the slew
rate (improving it) and the offset voltage (degrading it).
Through various techniques differences between MOS
operational amplifiers and bipolar -operational amplifiers
are minimized. It was shown that the CMOS op -amp can
generally be studied in the same manner as its bipolar
counterpart
.
The concept of composite operational amplifiers and the
general approach to their generation was presented in
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Chapter III. Composites showed potential for developing
high speed, high accuracy, operational amplifiers that
extend the useful operating frequencies of linear active
networks. Of the 136 different C20A combinations, four
were shown to satisfy the given criteria and deliver
superior performance over single op-amps. The C20A input
offset voltage was shown to be approximately the offset of
the op-amp occupying the Al position. The A2 position
determines the speed and bandwidth of the composite. The
fact that the composite tolerates mismatching of the GBWP
of the individual op-amps allows a slow, bandwidth limited
op-amp in the Al position with a fast, generally less
accurate, but large bandwidth op-amp in the A2 position.
The result is a fast and accurate composite operational
ampl i f ier
.
Chapter IV discussed the • design procedures involved
with the Ferranti Interdesign Monochip. The final layout
included 200 transistors, 4 capacitors, and 10 resistors.
Four type PI op-amps were interconnected into the three
composite forms C20A-1, C20A-3, and C20A-4. Each internal
op-amp had a separate bias pin to allow the user to set the
DC bias current on the individual op-amps thereby
controlling the open loop gain and the slew rate of the op-
amp. Each composite op-amp had a user selectable a range
between 1 and 12. The individual composites were shown to
appear as normal operational amplifiers in that they
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exhibit an inverting terminal, a non-inverting terminal,
and an output terminal. The final design and layout met
all specifications except for the elimination of C20A-2 due
to routing constraints.
The fast manufacture and delivery time associated with
semi-custom integrated circuit design makes it extremely
desirable. The related drawbacks are the inability to
support complex circuit routing. The design procedure
requires several heavily interrelated steps. The f'ij
layout incorporated all of the predefined parameters and
specifications except one. The routing limitations found
during circuit layout limited the final design to only
three of the four C20A composite operational amplifiers.
The final circuit has all of the desirable characteristics




TEST CIRCUIT FOR CMOS OP-AMP PI
.WIDTH IN=80 OUT=80
« .OPT ACCT LIST NODE LIMPTS=1200
» OPTION ABOVE FOR ALL OUTPUT - BELOW FOR FREO RESPONSE ONLY
.OPT NOMOD LIMPTS=1200
« SUBCIRCUIT ONE STUFF HERE
.SUBCKT OP AMP-PI 8 9 7
.SUBCKT MEDNMOS 1 2 3 4
Ml 1 2 3 4 N L=12.0U W=24.0U AD=720P AS=515P PD=108U
*PS=91U NRD=0.2S NRS=0.2S
.MODEL N NMOS LEVELS VTO= 1.051 TOX=1.0E-7 UO=780 TPG =
•NSU8=8.25E1S LD=1.9U UCRIT=28400 UEXP=0. 10415 UTRA=0.2S
R3H*10 NFS = 5.0E11 CJ=2.25E-4 CJSW=6.0E-10 VMAX=4.8E4 NEFF=4.0
XJ=1.6E-6 CGD0=1.S5N CGSO=1.55N CGBO=8.7N
.ENDS MEDNMOS
.SUBCXT MEDPMOS 12 3 4
Ml 1 2 3 4 P LM2.0U W=60.0U AD=1800P AS=1290P PD=180U
PS=163U NRD«0.12 NRS=0.12
.MODEL P PMOS LEVEL=2 VTO=-0.915 TOX=1.0E-7 UO=400 TPG=0
NSUB=S.7E14 LD=1.8U UCRIT=2 180d . 4 UEXP=0.305 UTRA=0.2S
•RSH=30 NFS=5.0E1I CJ=1.05E-4 CJSW=3.0E-10 VMAX=5.0E4 NEFF*10.0




RB 15 H 50K
VB 16
» VOFF- 8 .004 1337
« VOFF- 9 0.0
X6 15 15 1 11 MEDPMOS
X62 15 15 1 11 MEDPMOS
XS 2 15 1 11 MEDPMOS
X52 2 15 1 11 MEDPMOS
X3 5 5 1 11 MEDPMOS
X4 7 5 1 11 MEDPMOS
X42 7 5 111 MEDPMOS
X43 7 5 1 11 MEDPMOS
XI 3 8 2 11 MEDPMOS
X12 3 8 2 11 MEDPMOS
X2 4 9 2 1 1 MEDPMOS
X22 4 9 2 11 MEDPMOS
X7 3 3 6 10 MEDNMOS
X8 4 3 6 10 MEDNMOS
X? 5 3 6 10 MEDNMOS
XI 7 4 6 10 MEDNMOS
XI 02 7 4 6 10 MEDNMOS
XI 03 7 4 6 10 MEDNMOS
C1NT 7 4 10P
V-GATE 11 1 AC 0.0
V-GATE 10 6 AC 0.0
.ENDS OP AMP-PI
Figure A.l Spice Simulation Listing - 1 for CMOS Type PI
Operational Amplifier
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XI 3 2 i 0PAMP-P1
SP I ! SOOK
» RI 4 1 10K
• VIN 4 AC .02
» VGND 2
« THIS IS 'THE PULSE VOLTAGE FOR SLEW RATE DETERMINATION
VIN- 2 PULSE (-5 5 iUS 2NS 2NS 10US 20US)
» THESE ARE THE OUTPUT CARDS
N
.TRAN .2US :<;us
.PLOT TRAN V(2) V(J)
.PRINT TRAN V(2) V(3)
« .AC DEC 200 10K 10MEG
» .PRINT AC VC3) VD2(3) V(2) V(l) VC4)
» .PLOT AC VDB(3)
.END
Figure A. 2 Continuation of Listing - 1
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TEST CIRCUIT FOR CMOS .OP-AMP C20A-1 PI
.WIDTH IN=80 OUT =80
» .OPT ACCT LIST MODE LIMPT3=1200
*
» THE OPTIONS ABOVE FOR ALL OUTPUT - BELOW FOR
» FREQ/TRAN RESPONSE DATA ONLY
.OPT NOMOD LIMPTS=1200
» THIS IS THE SIMULATED OFFSET VOLTAGE
« VOFF* 6 0.0013 73
» THIS IS THE SUBCIRCUIT FOR CP-AMP IN Al POSITION
N
.SUBCKT OPAMP-P1 8 9 7
•SUBCKT MEDNMOS 12 3 4
HI I : J <N L=12.0U W*24,0U AD=720P AS=S15P PD=108U
•»S=91U NRD=0.2S NRS=0.25
.MODEL N NM03 L£VEL=2 VTO= 1.051 TOX=1.0E-7 UO=730 TPG=0
•N3UB»8.25E15 LD»1.9U UCRIT=28400 UEXP=0. 10415 UTRA=0.25
*R3H=10 NFS=5.0E11 CJ=2.2SE-4 CJ3W=6.0E-10 VMAX=4.8E4 NEFF=4.0
XJ=l.oc-6 CGDO=1.55N CG30=1.55N CG30=8.7N
.ENDS MEDNMOS
.SUBCKT MEDPMOS 12 3 4
Ml 1 2 3 4 P L=12.0U W=60.0U AD»1800P AS-1290P PD»180U
PS=1*3U NSD=0.I2 NRS=0.12
.MODEL ? PMOS LEVEL. = 2 VTO=-0.915 TOX=1.0E-7 UO=400 T?G =
•NSUS=5.7E14 LDM.8U UCR IT=21806 . 4 UEXP=0.305 UTRA=0.25
RSH=30 NFS=5.0E11 CJ=1.05E-4 CJSW=3.0E-10 VMAX»5.0E4 NEFFMO.O




RB 15 16 50K
VB 16
» VOFF- 3 .0041337
» VOFF* 9 0.0
X36 15 15 1 11 MEDPMOS
X362 15 15 1 11 MEDPMOS
X35 2 15 1 11 MEDPMOS
X352 2 15 1 11 MEDPMOS
X33 5 5 1 11 MEDPMOS
X34 7 5 1 11 MEDPMOS
X342 7 5 111 MEDPMOS
X343 7 5 1 11 MEDPMOS
X31 3 8 2 11 MEDPMOS
X312 3 3 2 11 MEDPMOS
X32 4 9 2 11 MEDPMOS
X322 4 9 2 11 MEDPMOS
X37 3 3 6 10 MEDNMOS
X38 4 3 6 10 MEDNMOS
X39 5 3 6 10 MEDNMOS
X40 7 4 6 10 MEDNMOS
X4 02 7 4 6 10 MEDNMOS
X403 7 4 6 10 MEDNMOS
Figure A. 3 Spice Simulation Listing - 2 for C20A-1
Operational Amplifier
97
CINT 7 4 10P
V'GATE 11 I AC 0.0
V-GATE 10 6 AC 0.0
.ENDS OPAMP-P1
» THIS IS THE SU3CIRCUIT FOR OP-AMP IN A2 POSITION
4
.SUBCKT 0PAMP-P2 8 9 7
.3U8CXT MEDPMOS 1 2 3 4
Ml 1 2 3 4 P L=12.0U W«40.0U admsoop AS*1290P ?0=180U
-=3=U3U NR0*0.12 NRS»0.12
.MODEL ? »MOS LEVEL=2 VTO«-0.»15 TOX=1.0E-7 UO*400 T?G =
*NSUB«S.7E1< LD=1.8U UCRIT*21306 .4 UEXP*0.305 JTRA=0.25
RSH=30 NPS=5.0Ell-CJ»1.0SE-4 CJSW=3.0E-10 VMAX=S.0E4 NEFF=10.0
»XJ»1.0E-i CGOO'l.SN CGSO=l.6N CG80=8 . 7N
.ENDS MEDPMOS
.SU8CXT LGNMOS 12 3 4
Ml 1 2 3 4 H L=24.0U W«155.0U AD=4,50P AS*33I5P PD=370U
•PS=353U NRD=0.Q8 NRS=0.C3
.MODEL N NMOS LEVEL=2 VTO=l.0Sl TOX=1.0E-7 110 = 780 Tt>G =
•NSL3=8.25E15 LD=1.9U UCRIT=23400 UEXP=0. 10415 UTRA=0.25
•RSHslO NFS=5.0Eil CJ=2.25E-4 CJ3W=6 . 3E- 1 VMAX=4.8E4 NEFF=4.0
XJ»1.4E-« CGDO=1.55N CGSO=l.S5N C330=7.6N
.ENDS LGNMOS
.SUBCKT LGPMOS 12 3 4
Ml 1 2 3 4 P L'24.0U W=290.0U AD=8700P AS=6235P PD=640U
»PS=623U NRD=0.1 NRS=0.1
.MODEL P PMOS LEVEL=2 VTO=-0.915 TOX=l.0E-7 U0=400 TPG =
•N3UB=5.?£14 LD=1.8U UCRIT=21806 . 4 UEXP=0.305 UTRA=0.25
*RSH=30 NFS=5.0EH CJM.0SE-4 CJ3W=3.0E-10 VMAX=5.0E4 NEFFMO.O




R3 15 U S0K
VB 16
« VOFF- 8 .004 1337
» VOFF* 9 0.0
X46 15 IS 1 11 MEDPMOS
X462 15 15 1 11 MEDPMOS
X45 2 15 1 11 MEDPMOS
X452 2 15 1 11 MEDPMOS
X43 5 5 1 11 LGPMOS
X44 7 5 1 11 LGPMOS
X442 7 5 111 LGPMOS
X443 7 5 111 LGPMOS
X4 1 J 3 2 II LGPMOS
X412 3 8 2 11 LGPMOS
X42 4 9 2 11 LGPMOS
X422 4 9 2 11 LGPMOS
X4 7 3 3 i 10 LGNMOS
X48 4 3 6 10 LGNMOS
X49 5 3 i 10 LGNMOS
X50 7 4 o 10 LGNMOS
X502 7 4 i 10 LGNMOS
X50 3 7 4 i 10 LGNMOS
Figure A. 4 Continuation of Listing - 2
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CI NT 7 <S 10P
V'GATE 11 1 AC 0.0
V-GATE 10 a AC 0.0
.ENDS OPAMP-P2
• THIS IS THE MAIN CIRCUIT
H
XI 1 4 2 OPAMP-Pl
X2 2 9 3 OPAMP-P2
RIO 1 6 12. SK
» THESE ARE THE VARIABLE ALPHA RESISTORS
» RAo 1 7 50K
RA7 1 2 50K
» RA3 8 9 2SK
» RA9 ? 2 12. SK
RF < ! 500K
RI 5 4 10K
N
» THIS IS THE PULSE VOLTAGE FOR SLEW RATE DETERMINATION
• REMEMBER THAT 1 'ALPHA < Cl«K)/2 FOR STABILITY
» VIN- 5 PULSE (-1 1 «US 2NS 2NS 10US 20US)
VIN* 4
M
» THIS IS THE INPUT VOLTAGE FOR FINITE GAIN - GAIN
« BANDWIDTH PRODUCT DETERMINATION K = 50, ALPHAS
VIN- 5 AC .02
« THESE ARE THE OUTPUT CARDS
« .TRAN .2US 24US
• .PLOT TRAN VC5) VC3)
» .PRINT TRAN VC5) V(3)
.AC DEC 200 10K 10MEG
.PRINT AC V(3) VDBC3) V(2) VC1) VC4)
.END
Figure A. 5 Continuation of Listing - 2
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TE3T CIRCUIT FOR CMOS OP-AMP C20A-3 ?1
.WIDTH IN=80 0UT=80
> .OPT ACCT LIST NODE LIMPTS=1200
» THE OPTIONS ABOVE FOR ALL OUTPUT - 3ELOW FOR
' FREO/TRAN RESPONSE DATA ONLY
.OPT NOMOD LIMPTS=1200
' THIS IS THE 3U3CIRCUIT FOR CP-AMP IN Al AND A2 POSITION
.3U8CKT OPAMP-PI 8 9 7
.SUBCKT MEDNMOS 1 2 J 4
Ml 1 2 J 4 N L=12.0U W=24.3U AD=720P AS=515P PD»108U
•PS=91U NRD=0.25 NRS=0.2S
.MODEL N NM03 L£VEL=2 VTO=1.351 TOXsl.OE-7 UO=730 TPG=0
*N3U3=8.2SE15 LD=1.?U UCRIT=28400 'JEXP = . 1 04 15 U7RA=0.2S
•RSH=10 NFS»5.0EU CJ=2.25E-4 CJSi-Uo . 0E-10 VMAX=4.8E4 NEFF=4.0
•XJ=1.6E-o CGDO=1.55N C3GO=1.55N CG30=8.7N
.ENOS MEDNMOS
. SUBCKT MEDPMOS I 2 I 4
Ml 1 2 J 4 P L=12.0U W«60.0U AD=1800P ASM2S0P PD=180U
PSM63U NRD=0.12 NRS-0.12
.MODEL ? PMOS LEVEL=2 VTO=-0.91S TOX=1.0E-7 UO=400 TPG=0
•NSU3=5.7E14 LD=l.8U UCR IT=21806 . 4 UEXP=0.305 UTRAs0.25
R3H=50 NFS*5.0E11 CJM.05E-4 CJSW=3.0E-10 VMAX=S.0E4 NEFF»10.0




R8 15 16 SOK.
VB 16
*
» VOFF- 8 .0041337
« THIS 13 THE SIMULATED OFFSET VOLTAGE
H
X6 15 15 1 11 MEDPMOS
X62 15 IS 1 11 MEDPMOS
X5 2 15 1 11 MEDPMOS
X52 2 15 1 11 MEDPMOS
X3 5 5 1 11 MEDPMOS
X4 7 5 1 11 MEDPMOS
X42 7 5 111 MEDPMOS
X43 7 5 1 11 MEDPMOS
XI 3 8 2 11 MEDPMOS
X12 3 3 2 11 MEDPMOS
X2 4 ? 2 11 MEDPMOS
X22 4 9 2 11 MEDPMOS
X7 3 3 6 10 MEDNMOS
X8 4 3 6 10 MEDNMOS
X9 5 3 i 10 MEDNMOS
XI 7 4 6 10 MEDNMOS
XI 02 7 4 6 10 MEDNMOS
X103 7 4 6 10 MEDNMOS
Figure A. 6 Spice Simulation Listing - 3 for C20A-3
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CINT 7 4 10P
VGATE 11 1 AC 0.0
V-GATE 10 6 AC 0.0
.ENDS OP AMP-PI
*
» THIS IS THE MAIN CIRCUIT
XI 4 i 1 OPAMP-P1
X2 4 2 3 OPAMP-P1
RF 4 3 10X
RI 5 4 10K
RIO 2 4 12. 5K
» THESE ARE THE VARIABLE ALPHA RESISTORS
» RA6 1 7 SOX
» RA7 1 2 50K
» RA8 1 9 CSK
RA9 1 2 12. 5X
« THIS IS THE INPUT VOLTAGE FOR FINITE GAIN - GAIN
• 3ANDWIDTH PRODUCT DETERMINATION X=l. ALPHA=I
VIN* 6 0.0
VIN- 5 AC 1
N
» THIS IS THE PULSE VOLTAGE FOR SLEW RATE DETERMINATION
» REMEMBER THAT 1 "ALPHA > C1*X) FOR STABILITY - VOLTAGE FOLLOWER
» VIN* i PULSE t-5 5 4US 2NS 2NS 10US 20US)
« THESE ARE THE OUTPUT CARDS
» .TRAN .2US 24U3
" .PLOT TRAN V<6) V(3)
» .PRINT TRAN V(6) V(3)
.AC DEC 200 10X 10MEG
.PRINT AC V(3) VDB(3) V(2) VC1) V(4)
.END
Figure A. 7 Continuation of Listing - 3
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TEST CIRCUIT FOR CMOS OP-AMP C20A-4 PI
.width m=ao OUT=80
» .OPT ACCT LIST NODE LIMPTSM200
N
« THE OPTIONS ABOVE FOR ALL OUTPUT - 3ELGW FOR
» FREQ/TRAN RESPONSE DATA ONLY
.OPT NOMOO LIMPTS=I200
« THIS IS THE SUBCIRCUIT FOR OP-AMP IN Al AND AD POSITION
.SU3CKT OP AMP-PI 8 9 7
.SU3CXT MEDNMOS 12 3 4
Ml 1 2 3 4 N L=I2.0U 14=24. OU AD»720P AS=515P PDM08U
•PS=?1U NRD=0.25 NR3=0.25
.MODEL N NMOS LEVEL*! VTO=l.05I TOX*1.0E-7 UO=780 TPG=0
•NSUB=8. 25515 LD=l.9U UCRIT=28400 LEX?=0 . 1 04 15 UTRA=0.25
•R3H=10 NF3=5.0E11 CJ*2.25E-« CJ3W=o.3E-10 VMAX=4.3E4 NEFF=4.3
•XJ»l.SE-« CGDO»l.S5N CGCO=1.55N CG30=8.7N
.ENDS MEDNMOS
.SU3CKT MEDPMOS 12 14
Ml 1 2 I 4 P L=12.0U W=«O.0U AD*1800P ASM290P P0*180U
PS=U3U NRO=0.12 NRS*0.12
.MODEL P PM03 LEVEL=2 VTO=-0.?15 TOX=l.0E-7 UO»400 TPG =
•NSUB=5.7E14 LD=1.3U UCRIT=2 1806 . 4 UEXP=0.305 UTRA=0.25
-R3H=30 NFS=5.0E11 CJal.05E-4 CJ3W=3.0E-10 VMAX=S.0E4 NEFF=10.0




RS 15 U 50K
VB 16
« VOFF- 8 .00413:7
THIS IS THE SIMULATED OFFSET VOLTAGE
N
XS 15 IS 1 11 MEDPMOS
X62 15 15 1 il MEDPMOS
X5 2 15 1 11 MEDPMOS
X52 2 15 I 11 MEDPMCS
X3 5 5 I 11 MEDPMOS
X4 7 5 1 II MEDPMOS
X42 7 5 1 11 MEDPMOS
X43 7 5 1 11 MEDPMOS
XI 3 8 2 11 MEDPMOS
X 12 3 8 2 11 MEDPMOS
X2 4 9 2 11 MEDPMOS
X22 4 9 2 11 MEDPMOS
X7 3 3 i 10 MEDNMOS
X8 4 3 i 10 MEDNMOS
X9 5 3 6 10 MEDNMOS
XI 7 4 i 10 MEDNMOS
X102 7 4 6 10 MEDNMOS
X103 M i 10 MEDNMOS
Figure A. 8 Spice Simulation Listing - 4 for C20A-4
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CINT 7 4 10P
VGATE 11 1 AC 0.0
V-GATE 10 j AC 0.0
.ENDS CPAMP-P1
« THIS IS THE MAIN CIRCUIT
XI 4 6 1 OPAMP-P1
X2 4 Z I OPAMP-P1
RF 4 I 10K
SI 5 4 10K
RIO : 6 12. 5K
» THESE ARE THE VARIABLE ALPHA RESISTORS
N
» RA6 1 7 50K
RA7 1 9 50K
RA8 •> 8 25K
RA9 8 2 12. 5K
» THIS IS THE INPUT VOLTAGE FOR FINITE GAIN - GAIN
» BANDWIDTH PRODUCT DETERMINATION K*l> ALPHA=7
H
VIN* 6 0.0
VIN- 5 AC 1
m
" THIS IS THE PULSE VOLTAGE FOR SLEW RATE DETERMINATION
REMEMBER THAT I 'ALPHA > 4»(1*K) FOR STABILITY - VOLTAGE FOLLOWER
« VIN* 6 PULSE (-5 5 4UZ 2NS 2NS I0US 20US)
*
« THESE ARE THE OUTPUT CARDS
> .TRAN .2US 24US
« .PLOT TRAN VC6) V(J)
» .PRINT TRAN V(S) V(3)
.AC DEC 200 10K 10MEG
.PRINT AC V(J) VDB(3) V(2) V(l) VC4)
.END
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